

Index

1.	Over	rview	3					
2.	Applications							
3.	Feat	ures	3					
4.	Fund	ctional description	4					
	4.1	Power supply	4					
	4.2	Under-voltage reset	4					
	4.3	ESD / EMI						
	4.4	Life support clause	5					
	4.5	Functional blocks	6					
	4.6	Over-temperature protection	6					
	4.7	Over temperature disable	6					
5.	Tech	nnical data	7					
6.	Mecl	hanical characteristics	11					
7.	Application notes							
8.	Orde	erina kev	13					



1. Overview

The OL7272 is an industrial power line driver and contains four identical short circuit proof differential line drivers up to 30 Volts driver supply with a joint enable function. At overload there is a thermal shutdown feature which can be disabled by the user. The high data rate and immunity to cable inductance and capacitance makes an ideal linedriver.

The very small outline SOP package gives excellent thermal power dissipation, thus the usage in space limited applications is easy.



2. Applications

OL7272 - Industrial 30 Volt 4 Channel Differential Power Line Driver:

- Industrial encoder interfacing
- · Industrial sensor interfacing
- Proximity switches
- Industrial controllers PLC
- Light barriers

3. Features

- Max. voltage range from 4.5 V to 36 V
- Short circuit proof tri-state outputs drive up to 120 mA sink / source
- Operating frequency up to 4 MHz
- Pin compatible with ET7272
- Dynamic peak current up to 1.5 A
- High impedance CMOS / TTL compatible buffered inputs with hysteresis
- Outputs RS 422 A compatible
- Ultra small package TSSOP (OL2068) available
- RoHS conform



4. Functional description

The main contents of this new CMOS power line driver are four identical blocks (systems A to D) with each a CMOS/TTL Schmitt Trigger Input (can be driven at up to VCCD as well) and high power differential buffered and inverted outputs. With the low active ENABLE pin it is possible to switch off all eight outputs (high-impedance state), thus this driver can be used in industrial bus systems.

In some rare applications it might be useful to disable the overtemperature shutdown. This can be done by setting the ENABLE pin to a level between >7,5 V and <12 V. In this case the whole protection of the IC is disabled! In case of any short circuits or thermal overdrive, the driver might be destroyed!

An internal ultra low drop voltage regulator with typical 5.0 V supplies the internal logic to reduce power dissipation.

The over-temperature protection block is placed in the center of the chip. The thermal shutdown will be activated, when an overload condition (i.e. short circuit) has exceeded the over-temperature detection threshold. In this case automatically all output drivers are switched off. After the chip has cooled down (a few milliseconds) it automatically re-activates all functions. In case the short circuit is still present, it switches off again and the same cycle starts from the beginning.

By using this line driver, the field returns of systems, which are accidentally shorted and blown by the end users, are dramatically reduced.

The OL7272 is pin compatible to a couple of popular other line drivers like 26xx31, ET7272 etc.

4.1 Power supply

The internal power supply is designed as a voltage regulator with a typical output voltage $V_{CCI} = 5.0 \text{ V}$. The minimal voltage drop across the regulator transistors could not be lower than 0.3 V.

4.2 Under-voltage reset

If the system is switched on, the status of the line driver is, for a few microseconds, undefined. The same happens, if heavy power supply failures occur. To avoid wrong data transmitted, there is a supply voltage watchdog implemented.

If the system is switched on, the status of the line driver is, for a few microseconds, undefined. The same happens, if heavy power supply failures occur. To avoid wrong data transmitted, there is a supply voltage watchdog implemented.

The under-voltage reset block contains a comparator. The voltage V_{CCI} will be always compared with a reference voltage, provided by an internal bandgap cell. If after a filter time ($t_{FIL}LVR \sim 5~\mu s$) V_{CCI} drops below the typical voltage threshold of 3.5 V the output signal of this block switches off all output drivers to the high-impedance state until minimum 3.6 V are reappearing.



4.3 **ESD / EMI**


The chip is an ESD sensitive device and should be handled according to guideline EN100015 / part 1 ("The Protection of ESD Sensitive Devices").

All pins are ESD protected according to ESD standard MIL883, method 3015.7 (human body model). Unused Inputs should be connected to GND, as well as the pin ENABLE in case this function is not used. This will reduce the guiescent supply current.

4.4 Life support clause

The schematics and in general the line drivers are not intended for use in life support appliances, critical components or systems without the express written consent of NUMERIK JENA GmbH. As used herein:


- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform
 can be reasonably expected to cause the failure of the life support device or system, or to affect
 its safety or effectiveness.



4.5 Functional blocks


High voltage Data inputs

All Data input pins with Schmitt trigger characteristics on CMOS/TTL level can handle input voltages up to $V_{\rm dd}$. The input circuitry will be powered by an internal low drop voltage regulator.



Push-pull Data outputs

For minimizing cross talk and maintaining the very high switching speed each driver stage has its own level shift pre-driver. Therefore the digital waveform characteristics have a superior frequency response.



4.6 Over-temperature protection

An over-temperature detection and protection is implemented to prevent the output drivers from overheating and being destroyed.

If the temperature increases with growing power dissipation and the junction temperature exceeds the absolute maximum value with typical $T_{\text{JOP}} \sim 165$ °C then this condition causes the thermal shutdown by switching off all output drivers to their high-impedance state. After cooling down below the release point the driver will continue his operation.


The active over-temperature detection status will be also provided on the MON pin as low level.

4.7 Over temperature disable

The only way to realize this function without a separate pin is the use of a special voltage range on the ENABLE pin.

ENABLE input with temp. disable signal generation

The implementation of one voltage threshold above the valid functional range allows the realization of an additional function. Again - by using this mode the line driver is no longer protected! If there is a voltage >7,5V and <12V applied to the ENABLE pin, the temperature shutdown will be disabled.



5. Technical data

Electrical characteristics

All voltage values are referenced to GND (GND = 0V). Unless stated otherwise all signals are assumed to be high active.

Table 1 Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
DC supply voltage	Vccd		-0.3	36.0	V
DC input voltage	VIN		-0.3	V _{CC} + 0.3	V
DC input current	I _{IN}			± 10	mA
Output voltage	V _{out}		-0.3	V _{CC} + 0.3	V
Driver output current (see cable model)	Гоит	pulse peak/average		1500/120	mA
Storage and operating temperature range	T _{STGOP}		-55	+125	°C
Junction temperature	TJ			+150 ¹	°C
Lead temperature	TL	soldering, 10s		+260 ²	°C
Power dissipation: OL7272LF SOIC16NB: R _{th j-a} = 111.8 K/W	PD	T _J = 150 °C		581	mW

Table 2 Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Max	Unit
DC supply voltage	V _{CCD}		4.5	30.0	V
DC data input voltage	V _{IN} D		0	Vccd	V
DC enable input voltage	V _{IN} EN ³		0	5.5	V
Data output voltage	V _{out} D		0	V _{CCD}	V
Driver output current (see cable model)	l _{OUT} ⁴			100	mA
Operating ambient temperature range	T _A ⁵		-40	+125	°C
Junction temperature range (lifetime)	TJ		-55	+140	°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability (e.g. hot carrier degradation).



¹ Look at over-temperature protection Table 3

² For surface mounting plastic packages.

³ Valid for normal function. To disable automatic thermal shutdown, this pin should be set to 7,5 – 12 Volt.

⁴ Limited by power dissipation.

⁵ Driving capability at elevated temperatures will be limited by total package power dissipation. Special packages up to 125°C can be supplied.

Table 3 DC Characteristics (V_{CCD} = 12.0 V, T_A = 25 °C, unless otherwise noted)


Schmitt trigger input section Data input hysteresis V _{msD} V _k to V _n and V _m to V _k . ENABLE ≤ 0.8 V 0.2 0.5 V Data input positive going threshold V _{msD} ENABLE ≤ 0.8 V 0.8 1.2 V Data input negative going threshold V _{msD} ENABLE ≤ 0.8 V 0.8 1.2 V Enable input hysteresis V _{msEN} V _k to V _m and V _m to V _k . 0.2 0.5 V V Enable input positive going threshold V _{msEN} V _{msEN} V _{msEN} 0.8 1.2 V Enable input pos. going threshold V _{msEN} V _{msEN} 0.8 1.7 2.4 V Enable input pos. going threshold V _{msEN} V _{msEN} 0.8 1.2 V V _{msEN} V _{msEN}	Parameter		Symbol	Condition	Min	Тур	Max	Unit
Data input positive going threshold V _{m-D} ENABLE ≤ 0.8 V 0.8 1.7 2.4 V Data input negative going threshold V _{m-D} ENABLE ≤ 0.8 V 0.8 1.2 V I V I V I I V V	Schmitt trigger inputs section							
Data input negative going threshold V _{Tric} D ENABLE ≤ 0.8 V 0.8 1.2 V V Enable input hysteresis V _{Iric} EN 1.7 2.4 V V Enable input pos. going threshold V _{Tric} EN 0.8 1.2 V V Data input leakage current Low I _{Iric} D ENABLE ≤ 0.8 V -10.0 +10.0 µA µA µB µB I _{Iric} D ENABLE ≤ 0.8 V -10.0 +10.0 µA µB Push-pull output drive section V _{Iric} EN -10.0 +10.0 µA µA Push-pull output drive section V _{Iric} EN V _{Iric} EN -10.0 +10.0 µA Push-pull output drive section V _{Iric} EN V _{Iric} EN V _{Iric} EN 0.3 0.5 V V _{Iric} EN V _I	Data input hysteresis		$V_{HYS}D$	V _{IL} to V _{IH} and V _{IH} to V _{IL} , ENABLE ≤ 0.8 V	0.2	0.5		
Enable input hysteresis	Data input positive going threshold		$V_{TH+}D$	ENABLE ≤ 0.8 V		1.7	2.4	
Enable input pos. going threshold V _{TH} EN 0.8 1.7 2.4 V	Data input negative going threshold		V _{TH-} D	ENABLE ≤ 0.8 V	0.8	1.2		V
Enable input neg. going threshold V _{TH} EN Data input leakage current - Low I _L D ENABLE ≤ 0.8 V -10.0 +10.0 µA	Enable input hysteresis		V _{HYS} EN	V _{IL} to V _{IH} and V _{IH} to V _{IL}	0.2	0.5		V
Data input leakage current - Low In.D ENABLE ≤ 0.8 V -10.0 +10.0 μA	Enable input pos. going threshold		V _{TH+} EN	·		1.7	2.4	V
High	Enable input neg. going threshold		V _{TH-} EN		0.8	1.2		V
Enable input leakage current - Low IILEN -10.0 +10.0 μA	Data input leakage current - Low		I _{IL} D	ENABLE ≤ 0.8 V	-10.0		+10.0	μA
High	High		I _{IH} D	ENABLE ≤ 0.8 V	-10.0		+10.0	μA
Push-pull output drive section - Low side switch outputs° Low level output voltage Volt Vcc = 30 V, Loso = 30 MA, ENABLE ≤ 0.8 V 0.3 0.5 V Output resistance Rpson / ILOAD = 30 mA 13 20 Ω High-impedance output leakage current loz VccD = 30.0 V, ENABLE ≥ 2.4 V -10.0 +10.0 μA - High side switch outputs⁵ Voht Vcc = 4.75 V, Loso = -20 mA, ENABLE ≤ 0.8 V 4.2 Vcc 0.4 V Vcc 0.4 Vcc 0.6 Vcc 0.6 V Vcc 0.6 V Vcc 0.6 Vcc 0.6 V Vcc 0.6 V Vcc 0.6 Vcc 0.6 V Vcc 0.6 V Vcc 0.6 Vcc 0.6 V Vcc 0.6 Vcc 0.6 V Vcc 0.6 V Vcc 0.6 V	Enable input leakage current - Low		I⊩EN		-10.0		+10.0	μA
Low side switch outputs Low level output voltage Volt Volt Volt Volt Volt Supply state Volt	High		I _{IH} EN		-10.0		+10.0	μA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Low level output voltage		Volb	$V_{CCD} = 4.75 \text{ V}, I_{LOAD} = 20 \text{mA ENABLE} \le 0.8 \text{ V}$		0.3	0.5	V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-		V _{OLT}	V _{CCD} = 30 V, I _{LOAD} = 30mA, ENABLE ≤ 0.8 V		0.4	0.5	V
- High side switch outputs ⁵ High level output voltage VoHB Vccc = 4.75 V, I _{LOAD} = -20 mA,ENABLE ≤ 0.8 V 4.2 Vcc0 .0.4 V Output resistance R _{DSON} / VoHT Vccc = 30V,I _{LOAD} = -30mA, ENABLE ≤ 0.8 V 29.2 Vcc0 .0.6 V High-impedance output leakage current Ioz V _{CCD} = 30.0 V, ENABLE ≥ 2.4 V -10.0 +10.0 µA Supply parameters section V _{CCD} supply current ⁸ I _{DB} (en) V _{CCD} = 5.0 V, ENABLE ≤ 0.8 V 1.5 5.0 mA Ibr(en) V _{CCD} = 30.0 V, ENABLE ≤ 0.8 V 1.5 5.0 mA Ibg(dis) V _{CCD} = 30.0 V, ENABLE ≥ 2.4 V 1.5 3.0 mA Ibr(dis) V _{CCD} = 30.0 V, ENABLE ≥ 2.4 V 1.5 3.0 mA Internal supply voltage V _{CCI} I _{CCIE} = 5.0 mA 4.5 5.0 5.5 V Quiescent current I _{CCIE} = 5.0 mA 4.5 5.0 5.5 V Under-voltage reset section V _{HYS} LVR 0.1 V V Hysteresis for under-voltage reset positive going threshold (i	Output resistance			I _{LOAD} = 30 mA		13	20	Ω
High level output voltage Voh	High-impedance output leakage curre	ent	loz	$V_{CCD} = 30.0 \text{ V}$, ENABLE $\geq 2.4 \text{ V}$	-10.0		+10.0	μΑ
$ \begin{array}{ c c c c c } \hline V_{OHT} & V_{CCD} = 30V, I_{LOAD} = -30\text{mA}, ENABLE \leq 0.8 V \\ \hline \hline Output \ resistance & R_{DSON}' & I_{LOAD} = -30\text{mA} \\ \hline High-impedance \ output \ leakage \ current & loz & V_{CCD} = 30.0 V, \ ENABLE \geq 2.4 V \\ \hline \hline V_{CCD} \ supply \ parameters \ section \\ \hline V_{CCD} \ supply \ current^3 & I_{DB}(en) & V_{CCD} = 5.0 V, \ ENABLE \leq 0.8 V \\ \hline I_{DT}(en) & V_{CCD} = 30.0 V, \ ENABLE \leq 0.8 V \\ \hline I_{DS}(dis) & V_{CCD} = 30.0 V, \ ENABLE \geq 2.4 V \\ \hline I_{DS}(dis) & V_{CCD} = 5.0 V, \ ENABLE \geq 2.4 V \\ \hline I_{DS}(dis) & V_{CCD} = 30.0 V, \ ENABLE \geq 2.4 V \\ \hline I_{DS}(dis) & V_{CCD}$	- High side switch outputs ⁶							
$ \begin{array}{ c c c c c } \hline V_{OHT} & V_{CCD} = 30V, I_{LOAD} = -30\text{mA}, ENABLE \leq 0.8 V \\ \hline \hline Output \ resistance & R_{DSON}' & I_{LOAD} = -30\text{mA} \\ \hline High-impedance \ output \ leakage \ current & loz & V_{CCD} = 30.0 V, \ ENABLE \geq 2.4 V \\ \hline \hline V_{CCD} \ supply \ parameters \ section \\ \hline V_{CCD} \ supply \ current^3 & I_{DB}(en) & V_{CCD} = 5.0 V, \ ENABLE \leq 0.8 V \\ \hline I_{DT}(en) & V_{CCD} = 30.0 V, \ ENABLE \leq 0.8 V \\ \hline I_{DS}(dis) & V_{CCD} = 30.0 V, \ ENABLE \geq 2.4 V \\ \hline I_{DS}(dis) & V_{CCD} = 5.0 V, \ ENABLE \geq 2.4 V \\ \hline I_{DS}(dis) & V_{CCD} = 30.0 V, \ ENABLE \geq 2.4 V \\ \hline I_{DS}(dis) & V_{CCD}$	High level output voltage		V _{онв}	$V_{CCD} = 4.75 \text{ V}, I_{LOAD} = -20 \text{ mA,ENABLE} \le 0.8 \text{V}$	4.2	V _{CCD} .0.4		V
$ \begin{array}{ c c c c c } \hline Output \ resistance & R_{DSON}' & I_{LOAD} = -30 mA & 20 & 30 & \Omega \\ \hline High-impedance \ output \ leakage \ current & Ioz & V_{CCD} = 30.0 \ V, \ ENABLE \ge 2.4 \ V & -10.0 & +10.0 & \mu A \\ \hline \textbf{Supply parameters section} \\ \hline V_{CCD} \ supply \ current^8 & I_{DB}(en) & V_{CCD} = 5.0 \ V, & ENABLE \le 0.8 \ V & 1.5 & 5.0 & mA \\ \hline I_{DT}(en) & V_{CCD} = 30.0 \ V, & ENABLE \le 0.8 \ V & 1.5 & 5.0 & mA \\ \hline I_{DB}(dis) & V_{CCD} = 5.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 2.4 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 0.8 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 0.8 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 0.8 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 0.8 \ V & 1.5 & 3.0 & mA \\ \hline I_{DT}(dis) & V_{CCD} = 30.0 \ V, & ENABLE \ge 0.8 \ V & 1.5 & 3.0 & mA \\ \hline I_{$			V _{OHT}	V _{CCD} = 30V,I _{LOAD} = -30mA, ENABLE ≤ 0.8 V	29.2	V _{CCD} .0.6		V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output resistance					20	30	Ω
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	High-impedance output leakage curre	ent	loz		-10.0		+10.0	μA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 1		1	,			ı	
$ \begin{array}{ c c c c c c } \hline & _{DT}(en) & _{VCCD} = 30.0 \text{ V}, & ENABLE \leq 0.8 \text{ V} & 1.5 & 5.0 & mA \\ \hline & _{DB}(dis) & _{VCCD} = 5.0 \text{ V}, & ENABLE \geq 2.4 \text{ V} & 1.5 & 3.0 & mA \\ \hline & _{DT}(dis) & _{VCCD} = 30.0 \text{ V}, & ENABLE \geq 2.4 \text{ V} & 1.5 & 3.0 & mA \\ \hline & _{DT}(dis) & _{VCCD} = 30.0 \text{ V}, & ENABLE \geq 2.4 \text{ V} & 1.5 & 3.0 & mA \\ \hline & _{DT}(dis) & _{VCCD} = 5.0 \text{ mA} & 4.5 & 5.0 & 5.5 & V \\ \hline & Quiescent current & _{ICCQ} & _{ICCIE} = 5.0 \text{ mA} & 4.5 & 5.0 & 5.5 & V \\ \hline & Quiescent current & _{ICCQ} & _{VIN} = 2.4 \text{ V or } 0.8 \text{ V} & 0.2 & mA \\ \hline & & & & & & & & & & & & & & & & & &$	V _{CCD} supply current ⁸	I _{DB} (en)	$V_{CCD} = 5.0 \text{ V}, \text{ENABLE} \leq 0.8 \text{ V}$			1.5	5.0	mA
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$						1.5	5.0	mA
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		I _{DB} (dis)				1.5	3.0	mA
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$						1.5		mA
Quiescent current I_{CCQ}^9 $V_{IN} = 2.4 \text{ V or } 0.8 \text{ V}$ 0.2 mA Low voltage reset section Hysteresis for under-voltage reset $V_{HYS}LVR$ 0.1 V Under-voltage reset negative going threshold (active) $V_{TH}-LVR$ 3.3 3.5 3.7 V Under-voltage reset positive going threshold (inactive) $V_{TH}+LVR$ 3.4 3.6 3.8 V Under-voltage reset filter time $V_{TH}+LVR$ 5 $V_{TH}+LVR$ Under-voltage reset filter time $V_{TH}+LVR$ $V_{TH}+LVR$ $V_{TH}+LVR$ Under-voltage reset filter time $V_{TH}+LVR$ </td <td>Internal supply voltage</td> <td></td> <td></td> <td></td> <td>4.5</td> <td></td> <td></td> <td></td>	Internal supply voltage				4.5			
Low voltage reset section Hysteresis for under-voltage reset $V_{HYS}LVR$ 0.1 V Under-voltage reset negative going threshold (active) $V_{TH}-LVR$ 3.3 3.5 3.7 V Under-voltage reset positive going threshold (inactive) $V_{TH}+LVR$ 3.4 3.6 3.8 V Under-voltage reset filter time $V_{TH}+LVR$ </td <td></td> <td>Icco⁹</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		Icco ⁹						
Hysteresis for under-voltage reset $V_{HYS}LVR$ 0.1 V Under-voltage reset negative going threshold (active) V _{TH} -LVR 3.3 3.5 3.7 V Under-voltage reset positive going threshold (inactive) V _{TH+} LVR 3.4 3.6 3.8 V Under-voltage reset filter time $t_{FIL}LVR^{10}$ 5 μ_S Over-temperature protection section Over-temp. operate point (junction) T_{JOP} +165 +185 °C		, ,,,,,		-		-		
			V _{HYS} LVF	R		0.1		V
	Under-voltage reset negative going threshold				3.3		3.7	
Over-temperature protection section Over-temp. operate point (junction) T _{JOP} +165 +185 °C		old	V _{TH+} LVF	8	3.4	3.6	3.8	V
Over-temp. operate point (junction) T _{JOP} +165 +185 °C	Under-voltage reset filter time		t _{FIL} LVR ¹¹	0		5		μs
Over-temp. operate point (junction) T _{JOP} +165 +185 °C	Over-temperature protection section	on		·				
			T _{JOP}			+165	+185	°C
	Over-temp. release point (junction)		T _{JRP}		+125	+135		

Either the low or high side switch is active at a time.
 Values will not be part of the production test but guaranteed by design.

 $^{^9}$ This is measured per input with all other inputs held at V_{CCI} or GND. 10 Value will not be part of the production test but guaranteed by design.

Table 4 AC Characteristics (V_{CCD} = 12.0 V, T_A = 25 °C, <u>Cable capacitance 1000pF</u>, unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Disable delay time	toff			100	200.0	ns
Enable delay time	t _{on}			76	200.0	ns
Propagation delay from 50% point of rising edge of input pulse to zero crossing of differential outputs (see Figure 2)	t _{PLH}	V _{CCD} = 5.0 V V _{CCD} = 12.0 V V _{CCD} = 24.0 V C _{LOAD} = 1000 pF		64 74 100	200.0 200.0 330.0	ns ns ns
Propagation delay from 50% point of falling edge of input pulse to zero crossing of differential outputs (see Figure 2)	t _{PHL}	V _{CCD} = 5.0 V V _{CCD} = 12.0 V V _{CCD} = 24.0 V = 1000 pF		70 80 100	280.0 280.0 330.0	ns ns ns
Output rise time (see Figure 1)	t _R ¹¹	V _{CCD} = 5.0 V V _{CCD} = 12.0 V V _{CCD} = 24.0 V = 1000 pF		42 110 120	200.0 350.0 380.0	ns ns ns
Output fall time (see Figure 1)	t _F ¹⁶	V _{CCD} = 5.0 V V _{CCD} = 12.0 V V _{CCD} = 24.0 V = 1000 pF		32 62 84	200.0 350.0 380.0	ns ns ns






Figure 2
Timing diagram with typical asynchronous propagation delays






Figure 3
AC Test Circuit
C_L = 1.000pF

¹¹ Measured from 10% to 90% of the Output signal only with capacitive load on each output pin to ground (see Figure 3).

Pin	Name	I/O Type	Function
1	A IN	INPUT	Input Driver A
2	Α	OUTPUT	Buffered tri-state Output Driver A
3	A-	OUTPUT	Inverted tri-state Output Driver A
4	nc	Not connected	No function
5	B-	OUTPUT	Inverted tri-state Output Driver B
6	В	OUTPUT	Buffered tri-state Output Driver B
7	BIN	INPUT	Input Driver B
8	GND	GROUND	Ground
9	CIN	INPUT	Input Driver C
10	С	OUTPUT	Buffered tri-state Output Driver C
11	C-	OUTPUT	Inverted tri-state Output Driver C
12	ENA	INPUT	Low active enable Pin for all tri-state Output Drivers
13	D-	OUTPUT	Inverted tri-state Output Driver D
14	D	OUTPUT	Buffered tri-state Output Driver D
15	D IN	INPUT	Input Driver D
16	V_{CCD}	SUPPLY in	4.5 V to 30 V Driver voltage






^{*)} This tantalum capacitor will be necessary if supply is not buffered otherwise on the board. The value is application specific and may be decreased on lower supply voltages, lower capacitive loads on the outputs and low supply impedance.

6. Mechanical characteristics

Package dimensions

Symbol	SOIC16NB (Unit		
	Min	Тур	Max	
D	9.80(0.385)	-	10.0(0,393)	mm(Inch)
E1	3.80(0,149)	-	4.00(0,157)	mm(Inch)
Е	5.80(0,228)	-	6.20(0,244)	mm(Inch)
Α	1.35(0,053)	-	1.75(0,069)	mm(Inch)
A1	0.10(3,9)	-	0.25(9,8)	mm(mil)
b	0.33(12,9)	-	0.51(20)	mm/(mil)
е	-	1.27 (50)	-	mm/(mil)
L	0.40(15)	-	1.27(50)	mm/(mil)
α	-	8	-	0



7. Application notes

For differential line driver applications it is recommended to use shielded twisted pair cable. Unfortunately this type of cable is not widely used. A more realistic load circuit is therefore shown in Figure 12. A long cable model is shown in Figure 13.

For better ESD performance it is strongly recommended to use serial resistors of min. 10 Ohms direct behind the output pins.

RL should be adapted to the line impedance to avoid reflections. A typical value is 120 Ohms for twisted pair lines. With higher voltages and frequencies the RL must be increased to not overload the linedriver. Minimum values are listed below. It is also possible to use 2 or more channels in parallel in order to drive higher loads.






Figure 11 Twisted Pair transmission lines



Parameter	Condition			
R∟	V _{CCD}	I _{LOAD}		
225 Ω	4.5 V	20 mA		
1 kΩ	30 V	30 mA		

Figure 12 Load circuit for differential transmission Lines

The variables for Figure 12 to meet the pushpull output drive DC characteristics are: $C_L = 1000 \text{ pF}, \quad C_{L_DIF} = 500 \text{ pF}$



R_L	120 Ω	350 Ω	700 Ω
VCCD	5 V	12 V	24 V

Figure 13 Long cable model (100 m / 330 ft) for differential transmission lines

8. Ordering key

	Batch size (pieces)	Packaging	Ordering-No.
OL7272	48	loose in a tube	626247-01
OLIZIZ	500	tape & reel	626247-03
	1,000	tape & reel	626247-02





NUMERIK JENA GmbH

Im Semmicht 4 07751 Jena Germany

Tel.: +49 3641 4728-0 Fax: +49 3641 4728-202 E-Mail: info@numerikjena.de www.numerikjena.de

Technische Änderungen vorbehalten.



Version 01 2024

® & © NUMERIK JENA GmbH